Digital input electric energy meter has been widely used in smart substation, this paper reviews three applications of smart substation digital input electric energy meter, correspondence analysis scheme of digital input electric energy meter accuracy. In order to analyze the digital transmission can affect the measurement accuracy of sampling value to quantitatively, based on the design of a field programmable gate array (FPGA) implementation of precise time control sampling measurements (SV) message controller. The implementation of frame loss or error and random number generation, sending SV messages between discrete values of key technology loop regulation etc. The test results demonstrated the feasibility of this technique, smart substation digital measuring device calibration and explore smart substation digital power lay the foundation of measurement scheme.
INTRODUCTION
Compared to traditional power meter digital input meter eliminates errors caused by the secondary signal transmission channel and voltage transformer secondary circuit voltage drop, eliminates the additional conversion and A/D conversion unit, improves the accuracy of energy measurement. With the development of the digitalization of power system and the further research on electronic transformers and merging units, digital electric meter will be widely usedError! Reference source not found..
Digital input meter input signal as a digital signal, which cannot be used by the traditional meter basic error checking system and method [2] [3] [4] [5] [6] . Digital input meter calibration should be from the function(error detection and correction, anti-network traffic) to consider error problem, or the digital power metering system should be as a whole. As the key device for digital electric energy metering. Effect of time performance and accuracy of the data information of merging unit on the measurement equipment has been more and more attention. In the condition of reference voltage, the reference current, reference frequency and cosφ equals to 1.0, when the sampled value packet loss rate does not exceed 0.01%, measurement accuracy of the instrument in line with the appropriate level of accuracy requirements.
Considering the influence of digital input power meter applications and access to forms, the accuracy of digital input meter is also closely rated to merging unit delay, packet interval discrete values and other characteristics.
There is an urgent need for a device of simulating the exception of SV digital transmission and electrical signals exactly in order to quantitatively analyze, evaluate the capability of digital input meter error detection and error correction and explore intelligent digital substation power metering applications.
This paper reviews three typical applications of smart substation digital input electric energy meter, correspondence analysis scheme of digital input electric energy meter accuracy, discusses the key technologies of generating a random number of packets dropped frames, sending interval discrete values to achieve closed loop regulation, providing total solutions. Finally, the experimental data are given.
TYPICAL APPLICATIONS OF INTELLIGENT SUBSTATION DIGITAL ENERGY METERING AND FACTORS AFFECT METER ACCURACY
The smart substation digital input electric energy meter system is composed of metric-electric current mutual-inductor, metric-voltage mutual inductor, merging unit, necessary connection equipment and digital input power meter. The primary side of metric-electric current mutual-inductor transferred to the merged unit interval through the optical fiber at a high-speed serial communications protocol or a small analog form after A / D conversion. While the primary side of metric-voltage mutual inductor transferred to interval or PT merge unit through the optical fiber at a highspeed serial communications protocol or a small analog form after A / D conversion. According to the IEC 61850 standard and to comply with the provisions of IEE802.3 l00Base-FX mode, the different electrical data at the same time of merging unit is digitized and external transmission. Receiving digital signal from the merging unit, the digital input meter could directly calculated electric power and energy and other energy metering data by using digital signal processing algorithms. Intelligent substation digital metering system mainly has the following three scenarios.
Scheme I as shown in Figure 1 . It is characterized by a digital input meter receiving real-time current and voltage sampling value of the packets directly interval, exported by interval merging unit output. The number of PT merging unit could be reduced if we use the combined current and voltage transformers. Compared to traditional power meter, the factors affecting the accuracy of meter about scheme I are: The quantization error of the combined unit's front sampling, synchronization error, sampling frequency, SV transmission FER/BER, SV packet interval discrete values.
Scheme II as shown in Figure 2 . It is characterized by receiving digital signal from interval merging unit and the PT merging unit, achieving error compensation, calculating electric power and energy by digital signal processing algorithms. It is necessary for digital input meter to have two-way signal reception and processing capability if we do not use network services.
Compared to traditional power meter, the factors affecting accuracy of meter about scheme II are: The quantization error of the combined unit's front sampling, synchronization error, sampling frequency, SV transmission FER/BER, SV packet interval discrete values, synchronization algorithm error of digital input meter, network data throughput handling capacity. Among them, the risk of accuracy tolerance caused by network traffic anomalies is bigger than the scheme I.
Scheme III as shown in Figure 3 . It is characterized by receiving digital signal from interval merging unit and the PT merging unit, achieving error compensation, obtaining the phase current instantaneous value by vector sum of operation, calculating electric power and energy by digital signal processing algorithms. It is necessary for digital input meter to have at least two-way signal reception and processing capability if we do not use network services.
Compared to traditional power meter, the factors affecting accuracy of meter about scheme III are the same with scheme II. The scheme III is the worst program when network transmission anomalies.
THE OVERALL PROGRAM DESIGN
Digital input meter error detection and network throughput processing capability were checked and evaluated by analyzing basic test method of digital power meter, increasing in the SV message controller between network equipment and meter, simulating a situation of electrical signals or synchronous abnormal in the process of the SV network transmission. Network transmission anomaly including signal lines were severely disrupted in the transmission process of the SV message, frame drop and error code caused by the wrong CRC error detection code. Electrical signals or sync signal anomaly includes data quality significance exception and synchronization signal anomaly. The SV packet controller uses a dual CPU architecture of FPGA and POWERPC, takes full advantage of the flexibility programmable logic, rich peripheral interfaces, high-speed parallel processing and high real-time characteristics of FPGA. Sending and receiving the SV message by optical Ethernet transceiver controlled by FPGA, taking the characteristics of the POWERPC stability and logic operation ability, establishing communication between microprocessor MPC8247 and the PC, achieving the function of controlling packet loss, changing the nominal delay, adjusting packet sending interval discrete values and other anomalies. Meanwhile, in order to achieve precise time control, using hardware on precision OCXO, and receiving real-time external GPS reference clock signal through the FPGA, controlling the time rate of change in accordance with the absolute time.
The PC software and embedded system are connected by RJ45 interface to achieve human-computer interaction by the TCP/IP protocol. The PC software captures and pre-analysis the SV packet and information acquisition module comprises two caches. The PC analysis software has a function of showing real-time waveform data for each channel, achieving simulation control function selection and form selection by single box, drop-down lists, edit boxes, buttons and other controls. Meanwhile, the corresponding properties, range and actual value of configuration parameters will be sent to the embedded microprocessor according to the internal protocol and pre-analysis results.
THE KEY TECHNICAL DESIGN PRINCIPLES

1.The Generation of Random Numbers
Normally, an exception occurred in the form of roughly divided into hardware failure or software logic causes and random anomalies caused by the overall characteristics of the hardware and software system or external interference. Whole cycle data are used for a settlement window throughout all kinds of digital power meter power metering algorithms, and extraction algorithms based on random numbers to generate random numbers window are used in order to simulate actual operating conditions mentioned above. Random number generated by providing a control window proportion of total length (total) and change the frame number (act), and interval forms the changing proportions of simulation. For example, analog SV packet loss 50 per 4000 means total=4000 and act=50 when setting variable n  [0,total-1] and defining send packet sequence number, in which situation it will reorganize to control real-time data whenever n cycle to 0.
The Simulation After Dropping Frames
We set dtCounter as the variable of original message count value reaches a relatively seconds, and variable f as PC software configurable packet transmission frequency. In such condition, regardless continuous or random control mode is choose, parameters per frame send are as followings:
When continuous manner is selected as the control mode, it generates a random number by calling an equal probability random number extraction algorithm based on the probability of the window and the random number belongs to [0, 1 total-act-], so that the SV packets will be abandoned if act x n x    , in contrast, the SV packets will be sent. In comparison, when a random manner is selected, we can compare act with total / 2, if act< total/2 we establish an array named flag [total] with every element initialized with 1, then to call equal probability random numbers within any range in order to generate algorithm which can create act random numbers named (x,y,…) from natural number range [0,total-1], together with reset elements flag[x], flag[y],… If current SV packets send sequence n and flag[n]=0, then it will be abandoned, else it will be sent. In comparison, if act≥total/2, the array flag [total] with each element initialed with 0 will be created, and generates total-act random numbers (x,y,…) from natural number range [0,total-1], after that flag[x], flag[y],…will all be set 1. So that current SV packet will be sent if it send sequence n satisfy flag[n]=1 and abandon the packet if not.
3.The Simulation By Sending Interval Dispersion
Considering the former signal source packet obstruction or interval dispersion to more than 1ms or other adverse conditions, 3ms's buffer is set in embedded system. Because of the difference of the accuracy of the clock oscillator between interfaced signal source and SV controller, a closed-loop adjustment system is created like Figure 5 . between the in-port and out-port in SV controller in order to prevent SV controller interrupt output packets or overflow, and the closed-loop adjustment system constitutes the clock follower regulator. So input signal is the number of packets received and the output is the number of packets sent, MPC8247 is a controller, FPGA is an actuator and watch crystal is the controlled object. MPC8247 computes the difference between the input and output of both the number of packets immediately, at the same time it controls FPGA's adjustment of crystal interrupt count value according to the difference between the range, to realize the consistency of the sending rate between the signal source and SV packet controller. Setting variable   [-10,10] as the packet interval discrete values, according to PC software configurable packet transmission frequency and Statistical count value per unit time of FPGA, we can calculate the count value related to  is 1000000 / *count t    , and the count value corresponding average transmit packets per frame interval is count/f t  , when the control mode is chose as a continuous manner, a random number x will be generated by calling random numbers equal probability extraction algorithm based on window. When the sequence n sent by current SV packet satisfies act x n x    and x is odd, then  is regarded as negative number, and if x is even, then it is regarded as positive number and corresponding part sends parameters like: 
Besides, if the control model is set as random manner, by calling the windowbased equal probability random number extraction algorithm for cnt times, we can get random number arrays x, y, … that belongs to [0, total-cnt*blocknum (5) and (6) .
THE SIMULATION WITH SYNCHRONIATION DATA QUALITY ANOMALIES
We set variable dt Counter as relatively seconds count value when original message arrives. Whether the control model is set as continuous manner or random one, parameters sent by per frame packets organization is calculated under equation (1) and (2) . As long as n is in sampling sequence, embedded systems based on changes in the data communication with the host computer software to obtain the relative packet header address offset value and the data length, and the original value is replaced with the changes in value, otherwise, the original message is forwarded without any treatment. Sending interval discrete values and abnormal synchronous simulation test were tested of packet controller output by the steady-state NT702 electronic transformer calibrator. Figure 6 . is an image detection of the original network equipment output signal and Figure 7 . is an image detection when the interval discrete value equals to 0. The results show that the discrete-time can be adjusted within the configured time control and control accuracy≤ 30ns by using the control technology of message controller in the case of original message sending interval discrete values <= 1 ms.
CONCLUSION
This paper analyzes the different factors that affect the accuracy of energy measurement program on the basis of application solutions for smart substation digitization power measurement. A new packet controller based on the FPGA was proposed by combining digital energy metering basic error test method. The results show that this method could as a reference for the development of intelligent substation digital measuring device and measurement solutions by controlling packet loss and delaying variation rated.
